

**AMENDMENTS TO THE CLAIMS:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Currently Amended) A method for down-loading data from an upper processor to a plurality of lower processors of a mobile communications switching system in a process of resetting the processors, the method comprising:
  - requesting an information down-load from the lower processors to the upper processor;
  - accessing a memory of the upper processor containing the requested information down-load;
  - determining whether the accessed information has an error;
  - grouping the lower processors with a representative address; and
  - creating the accessed information in an information processing code (IPC) format; and
  - transferring the IPC format information from the upper processor to the lower processor by using the group representative address, the transferred IPC format information including the accessed information and the group representative address.

2. (Original) The method of claim 1, wherein the resetting of the processors includes an initial loading and a re-loading.
3. (Original) The method of claim 1, wherein the group representative address includes all the lower processors.
4. (Original) The method of claim 1, wherein the grouping the lower processors comprises grouping the plurality of lower processors using the group representative address.
5. (Original) The method of claim 1, wherein the grouping the lower processors comprises grouping at least one additional lower processor.
6. (Original) The method of claim 1, wherein group information is used to determine the group representative address, and wherein the group information comprises a node address (NA), a BHIU address (BA), a cinu address (CA), and a slot address (SA).
7. (Original) The method of claim 6, wherein the group representative address is set by using the CA and the SA among the group information.

8. (Original) The method of claim 7, wherein grouping of the group representative address is responsive to one of only the CA among the group information, only the SA among the group information and both the CA and the SA among the group information.

9. (Original) The method of claim 8, wherein the IPC format information is concurrently transferred to all the lower processors using the group representative address.

10. (Currently Amended) A method for down-loading data from a first processor to a plurality of second processors while resetting the processors, the method comprising:

transmitting a request for an information down-load from the plurality of second processors to the first processor;

accessing ~~once~~—a memory once of the first processor for the requested information;

grouping the second processors using a prescribed processor address; and

assembling the accessed information in a prescribed format; and

transferring the assembled requested information from the first processor to at least two second processors using a group representative address, the transferred assembled requested information including the accessed information and the group representative address.

11. (Original) The method of claim 10, wherein the grouping of the plurality of lower processors is performed using the group representative address.

12. (Currently Amended) The method of claim 10, wherein the prescribed processor address is an information processing code (IPC) processor address that includes a node address (NA), a BHIU address (BA), a cinu address (CA), and a slot address (SA).

13. (Original) The method of claim 12, wherein the group representative address is set by using the CA and the SA among the IPC processor address.

14. (Original) The method of claim 13, wherein grouping of the group representative address is responsive to one of the CA, the SA and both the CA and the SA.

15. (Original) The method of claim 10, wherein the method further comprises determining whether the accessed requested information has an error.

16. (Currently Amended) A mobile communications switching method comprising:  
requesting information from a first processor;  
grouping a plurality of second processors using a representative address of the plurality of second processors;

providing the requested information in an information processing code (IPC) format; and

transferring the requested information in the IPC format from the first processor to the plurality of second processors based on the representative address of the plurality of second processors, the transferred information in the IPC format including the requested information and the representative address of the plurality of second processors.

17. (Previously Presented) The method of claim 16, further comprising accessing a memory of the first processor having the requested information.

18. (Previously Presented) The method of claim 17, further comprising determining whether the requested information has an error.

19. (Previously Presented) The method of claim 16, wherein the method is provided in a process of resetting the second processors.

20. (Previously Presented) The method of claim 19, wherein the resetting of the second processors includes an initial loading and a re-loading.

21. (Previously Presented) The method of claim 16, wherein group information is used to determine the representative address, and wherein the group information comprises a node address (NA), a BHIU address (BA), a cinu address (CA) or a slot address (SA).
22. (Previously Presented) The method of claim 21, wherein the representative address is set by using the CA and the SA.
23. (Previously Presented) The method of claim 22, wherein grouping of the representative address is responsive to one of only the CA, only the SA and both the CA and the SA.
24. (Previously Presented) The method of claim 23, wherein the IPC format is concurrently transferred to all the second processors using the representative address.
25. (New) The method of claim 1, wherein the group representative address comprises an address of at least two of the lower processors.
26. (New) The method of claim 10, wherein the group representative address comprises an address of at least two of the lower processors.

Serial No. 09/736,432  
Reply to Office Action dated April 8, 2005

Docket No. HI-0023

27. (New) The method of claim 10, wherein a representative address comprises an address of at least two of the second processors.